7A, 700V DP MOS POWER TRANSISTOR

GENERAL DESCRIPTION

SVS7N70D is an N-channel enhancement mode high voltage power MOSFETs produced using Silan's DP MOS technology. It achieves low conduction loss and switching losses. It leads the design engineers to their power converters with high efficiency, high power density, and superior thermal behavior. Furthermore, it's universal applicable, i.e., suitable for hard and soft switching topologies.



1.Gate 2.Drain 3.Source



TO-252-2L

FEATURES

- 7A, 700V, $R_{DS(on)(typ)}$=0.52Ω@V_{GS}=10V
- New revolutionary high voltage technology
- Ultra low gate charge
- Periodic avalanche rated
- Extreme dv/dt rated
- High peak current capability

ORDERING INFORMATION

Part No.	Package	Marking	Hazardous Substance Control	Packing
SVS7N70DTR	TO-252-2L	SVS7N70D	Halogen free	Tape & Reel

ABSOLUTE MAXIMUM RATINGS (T_C=25°C unless otherwise noted)

Characteristics		Symbol	Ratings	Unit
Drain-Source Voltage		V_{DS}	700	V
Gate-Source Voltage		V_{GS}	±30	V
Drain Current	T_C=25°C	I_D	7.0	A
	T_C=100°C		4	
Drain Current Pulsed		I_{DM}	25	A
Power Dissipation(T_C=25°C)		P_D	73	W
-Derate above			0.58	W/°C
Single Pulsed Avalanche Energy (Note		E_{AS}	260	mJ
Operation Junction Temperature Range		T_J	-55～+150	°C
Storage Temperature Range		T_{stg}	-55～+150	°C

THERMAL CHARACTERISTICS

Characteristics	Symbol	Ratings	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.71	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.00	°C/W

ELECTRICAL CHARACTERISTICS (T_C=25°C unless otherwise noted)

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	BV_{DSS}	V_{GS}=0V, I_D=250μA	700	--	--	V
Drain-Source Leakage Current	I_{DSS}	V_{DS}=700V, V_{GS}=0V	--	--	1.0	μA
Gate-Source Leakage Current	I_{GSS}	V_{GS}=±30V, V_{DS}=0V	--	--	±100	nA
Gate Threshold Voltage	$V_{GS(th)}$	V_{GS}=V_{DS}, I_D=250μA	2.0	--	4.0	V
Static Drain-Source On State Resistance	$R_{DS(on)}$	V_{GS}=10V, I_D=3.5A	--	0.52	0.6	Ω
Input Capacitance	C_{iss}	V_{DS}=100V, V_{GS}=0V, f=1.0MHZ	--	520	--	pF
Output Capacitance	C_{oss}		--	28.5	--	
Reverse Transfer Capacitance	C_{rss}		--	3.0	--	
Turn-on Delay Time	$t_{d(on)}$	V_{DD}=350V, I_D=7.0A, V_{GS}=10V, R_G=24Ω (Note 2,3)	--	12.9	--	ns
Turn-on Rise Time	t_r		--	32.4	--	
Turn-off Delay Time	$t_{d(off)}$		--	75.5	--	
Turn-off Fall Time	t_f		--	28.1	--	
Total Gate Charge	Q_g	V_{DS}=560V, I_D=7.0A, V_{GS}=10V (Note 2,3)	--	26.8	--	nC
Gate-Source Charge	Q_{gs}		--	3.57	--	
Gate-Drain Charge	Q_{gd}		--	16.8	--	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I_S	Integral Reverse P-N Junction	--	--	7.0	A
Pulsed Source Current	I_{SM}	Diode in the MOSFET	--	--	25	
Diode Forward Voltage	V_{SD}	I_S=7.0A,V_{GS}=0V	--	--	1.4	V
Reverse Recovery Time	T_{rr}	I_S=7.0A,V_{GS}=0V,	--	350	--	ns
Reverse Recovery Charge	Q_{rr}	dI_F/dt=100A/μs	--	3.2	--	μC

Notes:

1. L=79mH, I_{AS}=2.5A, V_{DD}=100V, R_G=25Ω, starting T_J=25°C;
2. Pulse Test: Pulse width ≤300μs,Duty cycle≤2%;
3. Essentially independent of operating temperature.

TYPICAL CHARACTERISTICS

Figure 1. On-Region Characteristics



Figure 2. Transfer Characteristics



Figure 3. On-Resitance Variation vs. Drain Current and Gate Voltage



Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature



Figure 5. Capacitance Characteristics



Figure 6. Gate Charge Characteristics



TYPICAL CHARACTERISTICS (continued)

Figure 7. Breakdown Voltage Variation vs. Temperature



Figure 8. On-resistance Variation vs. Temperature



Figure 9. Max. Safe Operating Area(SVS7N70D)



TYPICAL TEST CIRCUIT

Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform



Unclamped Inductive Switching Test Circuit & Waveform



PACKAGE OUTLINE

TO-252-2L **UNIT: mm**



SYMBOL	MIN	NOM	MAX
A	2.10	2.30	2.50
A1	0	---	0.127
b	0.66	0.76	0.89
b3	5.10	5.33	5.46
c	0.45	---	0.65
c2	0.45	---	0.65
D	5.80	6.10	6.40
E	6.30	6.60	6.90
e	2.30TYP		
H	9.60	10.10	10.60
L	1.40	1.50	1.70
L1	2.90REF		
L4	0.60	0.80	1.00

NOTE1 : There are two conditions for this position:has an eject pin or has no eject pin.

Part No.:	SVS7N70D	Document Type:	Datasheet
Copyright:	HANGZHOU SILAN MICROELECTRONICS CO.,LTD	Website:	http: //www.silan.com.cn

Rev.: 1.7

Revision History:

1. Delete SVS7N70MJ、 SVS7N70F、SVS7N70S and SVS7N70K

Rev.: 1.6

Revision History:

1. Update the package outline of TO-251J-3L

Rev.: 1.5

Revision History:

1. Modify the figure 3

Rev.: 1.4

Revision History:

1. Modify the ordering information

Rev.: 1.3

Revision History:

1. Modify the ordering information
2. Modify the package information of TO-252-2L

Rev.: 1.2

Revision History:

1. Modify the package information

Rev.: 1.1

Revision History:

1. Add the package of TO-262-3L

Rev.: 1.0

Revision History:

1. First release